Ordered Electromagnetic Interference Cancellation

ABSTRACT

Progressive cancellation of electromagnetic interference (EMI) is achieved by establishing a canceller stage processing order in a receiver feed circuit. Such a processing order may be one that progressively narrows an interference analysis bandwidth around desired target signal and optimizes gain-bandwidth characteristics of a cancellation loop in each canceller stage accordingly. A cancellation signal generated by each canceller stage is adaptively controlled without disturbing the stability of the cancellation loop. By doing so, the residual interference-to-noise ratio at each adaptive canceller stage is optimized independently from the closed cancellation loop control of the other canceller stages resulting in improved interference cancellation in the receiver feed circuit.

FIELD OF THE INVENTION

The present general inventive concept relates to interferencecancellation by which unwanted signals are minimized or eliminated inradio receivers.

BACKGROUND

Electromagnetic interference (EMI) in radio-frequency (RF) signalsoccurs where an RF receiver operating to receive a target signal iswithin range of an RF transmitter transmitting signals that overlap infrequency with the target signal. In certain cases, such overlap isintentional, such as when radio jamming equipment is deployed to hindernormal radio operations. Such radio jammers may also be integrated in asingle receiving system as part of a security strategy. For example,jamming equipment may be installed with other radio equipment on asingle platform, such as an aircraft, to prevent unauthorized partieswithin radio range of the aircraft from intercepting securecommunications. Cancelling or otherwise ameliorating EMI is thusessential in many RF receiving scenarios. Accordingly, there is anongoing pursuit of EMI cancellation techniques that provide greaterinterference rejection.

SUMMARY

The present general inventive concept enhances the degree of EMIcancellation by way of ordered cancellation processing. One suchordering progressively narrows the interference detection bandwidth overmultiple processing stages around a desired signal.

Certain aspects of the present general inventive concept make availablean interference reference circuit to provide an interference referencesignal indicative of the EMI. A plurality of canceller stages generatecancellation signals from respective reference signals provided thereto.The canceller stages are configured to evaluate the reference signalsover respective analysis bandwidths that encompass a frequency band ofthe target signal by an amount other than that of other cancellerstages. A receiver feed circuit is coupled to the canceller stages toapply the cancellation signals to an incoming RF signal in a prescribedprocessing order, where the incoming signal is a combination of thetarget signal and an impinging EMI signal. The application of thecancellation signals in the receiver processing path generates residuesignals, each of which is provided from one canceller stage to anotherin accordance with the processing order. The canceller stages arecoupled to the receiver feed circuit such that an initial one of thereference signals evaluated in the processing order is the interferencereference signal. A receiver is coupled to the receiver feed circuit togenerate a data signal from a final one of the residue signals in theprocessing order.

These and other objects, features and advantages of the present generalinventive concept will be apparent from the following detaileddescription of illustrative embodiments thereof, which is to be read inconnection with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic block diagram of an interference cancellationsystem by which the present general inventive concept can be embodied.

FIG. 2 is a schematic block diagram of a progressively narrowinginterference and noise cancelling system by which the present generalinventive concept can be embodied.

FIG. 3 is a schematic block diagram of an adaptive processor system bywhich the present general inventive concept can be embodied.

FIG. 4 is a schematic block diagram of another progressively narrowinginterference and noise cancelling system by which the present generalinventive concept can be embodied.

FIG. 5 is a flow diagram of an adaptive signal cancellation process bywhich the present general inventive concept can be embodied.

DETAILED DESCRIPTION

The present general inventive concept is best described through certainembodiments thereof, which are described in detail herein with referenceto the accompanying drawings, wherein like reference numerals refer tolike features throughout. It is to be understood that the terminvention, when used herein, is intended to connote the inventiveconcept underlying the embodiments described below and not merely theembodiments themselves. It is to be understood further that the generalinventive concept is not limited to the illustrative embodimentsdescribed below and the following descriptions should be read in suchlight.

Additionally, the word exemplary, when used herein, is intended to mean“serving as an example, instance or illustration.” Any embodiment ofconstruction, process, design, technique, etc., designated herein asexemplary is not necessarily to be construed as preferred oradvantageous over other such embodiments. Particular quality or fitnessof the examples indicated herein as exemplary is neither intended norshould be inferred.

FIG. 1 is a simplified schematic block diagram of an exemplaryinterference cancelling system (ICS) 100 by which the present inventionmay be embodied. ICS 100 may include a reference antenna 110 tointercept a signal, referred to herein as interference signal 103, froman interference signal source 105, such as a radio transmitter.Reference antenna 110 may be positioned in close proximity to theinterference source transmitting antenna or a sample of interferencesignal 103 may be acquired by way of a direct tap in the interferencesource transmitter antenna feed circuit on the same platform as ICS 100(not illustrated). Reference antenna 110 may be coupled to aninterference reference circuit 120 comprising a signal conduit 127, aplurality of signal tap couplers 125 a-125 n, representatively referredto herein as signal tap coupler(s) 125, and, optionally, a terminator127. Reference circuit 120 may be configured to provide interferencereference signals 153 a-153 n, representatively referred to herein asreference signal(s) 153, from interference signal 103 for purposes ofcancelling or otherwise attenuating interference in signals of interest.

ICS 100 includes a receiver antenna 115 to intercept a signal, referredto herein as a target signal 109, from a remote transmitter 107.Receiver antenna 115 may be coupled to a receiver feed circuit 130 toprovide target signal 109 to receiver 140. However, because targetsignal 109 may be corrupted by interference signal 103, target signal109 must be extracted from an incoming signal 101, i.e., the combinationof target signal 109 and interference signal 103.

Receiver feed circuit 130 may include a signal conduit 137 and one ormore signal injection couplers 132 a-132 n, representatively referred toherein as injection coupler(s) 132, by which cancellation signals 155a-155 n, representatively referred to herein as cancellation signal(s)155, are introduced into the receiver feed circuit 130. Additionally,receiver feed circuit 130 may include one or more signal tap couplers134 a-134 n, representatively referred to herein as signal tapcoupler(s) 134, coupled to signal conduit 137, by which residual signals157 a-157 n, representatively referred to herein as residual signal(s)157, are extracted from receiver feed circuit 130. Receiver feed circuit130 may be terminated in a receiver circuit 140 that generates a datasignal 142 from target signal 109 as obtained from incoming signal 101.

ICS 100 may include a plurality of canceller stages 150 a-150 n,representatively referred to herein as canceller stage(s) 150, coupledto interference reference circuit 120 and receiver feed circuit 130.Each canceller stage 150 may be configured to analyze signals providedthereto, e.g., reference signal 153 and residue signal 157, and togenerate cancellation signal 155 in accordance with the analysis. Thecancellation signal 155 of one canceller stage 150 is applied toincoming signal 101 through a signal injection coupler 132 and theremaining signal, i.e., residue signal 157, is passed onto subsequentcanceller stages 150. Such sequential processing over receiver feedcircuit 130 defines therein a receiver processing path 135. Throughreceiver processing path 135, interference may be cancelled in stages,each canceller stage 150 removing an assigned portion of interferencesuch that, at the terminal end of receiver processing path 135,interference signal 103 is significantly removed from incoming signal101 thereby leaving a substantially clear target signal 109 from whichreceiver 140 can generate data signal 142.

Each canceller stage 150 may include an adaptive processor 158 toperform signal analysis and to generate cancellation signal 155.Adaptive processor 158 may examine characteristics of reference signal153 and residue signal 157, such as by correlation between the twosignals within an assigned band of frequencies, referred to as ananalysis band. In certain embodiments, the analysis band of eachcanceller stage 150 encompasses target signal 109 by an analysisbandwidth BW that is other than the analysis bandwidth BW of othercanceller stages 150. When so embodied, each canceller stage 150generates a cancellation signal 155 that removes a portion ofinterference that corresponds to the analysis bandwidth BW. Cancellerstages 150 are coupled to receiver feed circuit 130 to define theanalysis bandwidth BW processing order in the receiver processing path135, i.e., BW₁ followed by BW₂, etc., through which the interferencesignal is removed.

Adaptive processor 158 may dynamically adjust processing variables toaccount for fluctuations in interference signal 103 and/or incomingsignal 101. That is, as conditions external to ICS 100 change in amanner that affects one or more of interference reference signal 153 andresidue signal 157, adaptive processor 158 detects such change andmodifies cancellation signal 155 to maintain maximum cancellation. Suchmay be achieved by constructing a feedback loop, referred to herein as acancellation loop 160, in each canceller stage 150. That is,cancellation signal 155 may be provided to signal injection coupler 132resulting in a corresponding portion of interference being cancelledfrom incoming signal 101. The effect of such cancellation is carried inresidue signal 157, which is fed back to adaptive processor 158 throughsignal tap coupler 134. Processing variables in adaptive processor 158from which cancellation signal 155 is generated can be dynamicallyaltered based on characteristics of residue signal 157 to achieveoptimal interference cancellation by canceller stage 150. Each cancellerstage 150 may operate in accordance with its own processing variablesand each canceller stage 150 may operate independently in accordancewith its own cancellation loop 160. However, operational stability ineach feedback loop must be maintained, as discussed further below.

The ordinarily skilled artisan will recognize various applications inwhich the present invention can be embodied. As such, the signal sourcesillustrated and described as interference source 105 and correspondingreference antenna 110, and target signal source 107 and receiver antenna115 may be replaced by equipment suitable to the application. Theadaptive signal processing in each canceller stage 150 and the order inwhich canceller stages 150 are provided in receiver processing path 135may modified accordingly.

FIG. 2 is a schematic block diagram of a progressively narrowingbandwidth cancellation (PNBC) system 200 embodiment of the presentinvention. PNBC system 200 includes an interference reference circuit220 including a reference antenna 210, transmission line 222 andterminator 227. Transmission line 222 may include a plurality of signaltap couplers 225 a-225 n, representatively referred to herein as signaltap coupler(s) 225, by which interference reference signals 253 a-253 n,representatively referred to herein as reference signal(s) 253, areprovided to adaptive canceller stages 250 a-250 n, representativelyreferred to herein canceller stage(s) 250. PNBC system 200 includesfurther receiver feed circuit 230 including a receiver antenna 215 tointercept an incoming signal, a transmission line 224 and receivercircuit 240 that generates data signal 242. Receiver feed circuit 230may include one or more signal injection couplers 232 a-232 n,representatively referred to herein as signal injection coupler(s) 232,by which cancellation signals 255 a-255 n, representatively referred toherein as cancellation signal(s) 255, are introduced into receiverprocessing path 235. Additionally, receiver feed circuit 230 may includeone or more signal tap couplers 234 a-234 n, representatively referredto herein as signal tap coupler(s) 234, by which residual signals 257a-257 n, representatively referred to herein as residual signal(s) 257,are extracted from transmission line 224.

Canceller stages 250 may be configured to generate cancellation signals255 in accordance with analysis of respective bands of frequenciesBW₁-BW_(N), representatively referred to herein as analysis bandwidth(s)BW. Accordingly, each canceller stage 250 may include a set of filters287 a, 287 b, representatively referred to herein as filter(s) 287, tolimit the content of reference signal 253 and residue signal 257, andtherewith the generation of cancellation signal 255, to a predeterminedanalysis band. The PNBC architecture defines receiver processor path 235in a progressively narrowing analysis bandwidth processing orderBW₁>BW₂> . . . >BW_(N) around the target signal.

Each of the canceller stages 250 may include an adaptive processorcomprising a synchronous detector 286, an integrator 284 having avariable gain g and variable bandwidth bw coupled to the outputs of thesynchronous detector 286, and a signal controller 282 coupled to theoutput of the integrator 284. The signal tap coupler 234, synchronousdetector 286, integrator 284, signal processor 282 and signal injectioncoupler 232 form a cancellation loop 260 in which the gain g andbandwidth bw comprise the process variables by which cancellationsignals 255 are optimized. Constraints on cancellation loop 260 must bemet that maintain operational stability in the loop. In certainembodiments of the present invention, the gain-bandwidth product (GBP)of integrator 284 is constrained to a particular value in each cancellerstage 250 that establishes such stability. When so embodied, the gain gof integrator 284 can be altered to meet some optimization criterion andas long as a corresponding modification to the bandwidth bw ofintegrator 284 is made, stability is maintained.

Synchronous detector 286 cross-correlates reference signal 253 withresidue signal 257 and provides detector output signals that vary inaccordance how well reference signal 253 and residue signal 257 arecorrelated. In certain embodiments, synchronous detector 286 is aquadrature phase detector having in-phase (I) and quadrature (Q)outputs, although only one output signal, i.e., error signal 285, isillustrated. It is to be understood that the term error is used solelyto connote an indication of the extent to which processing variables incancellation loop 260 are to be modified to meet the optimizationcriterion; the term is not meant to limit the present invention to thedetermination of errors, per se. Error signal 285 may be provided toadaptive integrator 284, which integrates the error signal 285 over atime interval or, equivalently, over a series of numerical sample sets,to increase the signal-to-noise ratio of the correlated signal.

As indicated above, gain g and bandwidth bw in integrator 284 arevariable within the stability constraints of the GBP thereof. Thus,integration is performed on the incoming error signal 285 withinanalysis bandwidth BW at gain g and with resolution and dynamic rangedefined by bandwidth bw. The two variables bw and g are adaptively anddynamically modified as necessary to meet the optimization criterion,such as, for example, a minimum level of residue signal 257.

Integrator 284 generates an integrated error signal 283 and providessuch to signal processor 282. Signal processor 282 is configured throughhardware or a combination of hardware and software to generatecancellation signal 255 in accordance with a signal generation functionH(t). In one implementation, H(t) inverts the reference signal 253 inaccordance with characteristics of integrated error signal 283 toproduce cancellation signal 255. Accordingly, cancellation signal 255destructively interferes with the interference signal present inreceiver feed circuit 230 at each canceller stage 250.

In certain embodiments of the present invention, additional componentsmay be added to accommodate a frequency-tunable receiver 240. Forexample, tunable filters 270 and 275 may be introduced into thereference circuit 220 and receiver feed circuit 230, respectively.Tunable filters 270 and 275 may track a tuner (not illustrated) inreceiver 240 to encompass a signal of interest, e.g., the target signal,by a frequency band that excludes neighboring signals. Additionally,each canceller stage 250 may include a set of frequency converters 283a-283 b by which the target signal being sought by the tuned receiver isshifted as necessary into the analysis bandwidth BW of the cancellerstage 250. Thus, the process variables in cancellation loop 260 and thecorresponding stability criteria are unaffected by the receiver tuning.

FIG. 3 is a schematic block diagram of an adaptive processor system 300by which the present invention may be embodied. System 300 includesdigital integrators 384 a-384 n, representatively referred to herein asdigital integrator(s) 384. Each digital integrator 384 has associatedtherewith a corresponding analog-to-digital converter (ADC) 345 a-345 n,representatively referred to herein ADC(s) 345, and a correspondingdigital-to-analog converter (DAC) 347 a-347 n, representatively referredto herein as DAC(s) 347. Each ADC 345 is communicatively coupled to acorresponding synchronous detector 286 and receives a correspondingerror signal 385 a-385 n, representatively referred to herein as errorsignal(s) 385, therefrom. Each DAC 347 is communicatively coupled to acorresponding signal processor 282 to provide a corresponding integratederror signal 383 a-383 n, representatively referred to herein asintegrated error signal(s) 383, thereto. Accordingly, each error signal385 is converted into a digital signal, is integrated by integrator 384and the digitally integrated error signal is converted into an analogsignal. The ordinarily skilled artisan will recognize other systemconfigurations that may be used in conjunction with the presentinvention without departing from the spirit and intended scope thereof.

Adaptive processor system 300 may include a processor 310, which may berealized by a suitable microprocessor, microcontroller, or the like.Processor 310 may be communicatively coupled to memory 320 in which,among other things, various control parameters 325 may be stored. Suchparameters may include a GBP constant for each canceller 250 and defaultvalues for loop gain g and loop bandwidth bw for each canceller stage250. Memory 320 may further store various sample values, as needed, forpurposes of system control and signal processing. Additionally, memorymay have stored therein processor instructions that, when executed byprocessor 310, implements such system control and signal processing.

Processor 310 may provide control signals 312 a-312 n, representativelyreferred to herein as control signal(s) 312, to respective integrators384. Control signals 312 may establish the loop gain g in loop gaincontroller 342 and loop bandwidth bw in bandwidth controller 344.Digital signal samples from ADC 345 may be integrated over a number ofsample cycles, e.g., by summation, as multiplied by gain g through gaincontroller 342 and as band-limited by bandwidth controller 344.

As illustrated in FIG. 3, residue signals 357 a-357 n, representativelyreferred to herein as residue signal(s) 357, are provided to residuesignal sensor 330. Residue sensor 330 may convert residue signal 357into a numerical value suitable for analysis and/or processing byprocessor 310. Such numerical residue values may be tracked, e.g.,stored in memory 320 as successive data sets over several samplingcycles. Processor 310 may determine from such data sets whether aminimum value thereof has been obtained. If such a minimum value hasbeen reached, indicating that maximum cancellation has been achieved,integration continues unchanged, i.e., with current gain g and bandwidthbw values in force. However, if residue signal 357 is not at a minimumvalue, new values for gain g and bandwidth bw may be calculated byprocessor 310 and continually altered until residue signal 357 isminimized.

FIG. 4 is a schematic block diagram of an embodiment of a PNBC system400 Like reference numerals in FIG. 4 as those in FIG. 2 refer to likecomponents and repeated descriptions thereof will be omitted. Eachcanceller stage 450 in PNBC system 400 includes an additional signal tapcoupler 490 by which cancellation signal 255 may be sampled.Cancellation signal 255 includes artifacts caused by, among otherthings, hardware components that carry out the processing in cancellerstage 450. Providing the cancellation signal 255 from one cancellerstage 450 as the reference signal to another canceller stage 450, suchas via signal conduits 495 a-495 n, allows subsequent stages in thereceiver processing path to account for the signal artifacts produced byearlier stages in the receiver processing path in the formation of latercancellation signals 255.

FIG. 5 is a flow diagram of an exemplary adaptive control process 500 bywhich the present invention may be embodied. In operation 505, an indexk is initialized and, in operation 510, the k-th GBP constant isretrieved from, for example, memory 320. In operation 515, stored valuesof the k-th default loop gain g and default loop bandwidth bw isretrieved from memory 320 and assigned to corresponding controlvariables g and bw in operation 520. In operation 525, the k-th residuesignal is obtained, and, in operation 520, it is determined whether theresidue signal is minimized, such as through residue signal sensor 330.If the residue signal is at minimum, loop gain g and loop bandwidth bwis stored as the k-th gain g and k-th bandwidth bw in memory 320. Inoperations 540, index k is incremented and it is determined in operation545 whether all canceller stages have been assessed. If not, process 500is repeated at operation 510.

If, at operation 530, it is determined that the k-th residue signal isnot at a minimum value, then the loop gain g is modified, i.e.,increased or decreased, so as to minimize the residue signal. Inoperation 555, the loop bandwidth bw is set to GBP_(k)/g so as tomaintain stability in the cancellation loop, i.e., by way of theconstant GBP for canceller k. Process 500 then repeats at operation 520,where the values of bw_(k) and g_(k) are set into the control loop.

The descriptions above are intended to illustrate possibleimplementations of the present inventive concept and are notrestrictive. Many variations, modifications and alternatives will becomeapparent to the skilled artisan upon review of this disclosure. Forexample, components equivalent to those shown and described may besubstituted therefore, elements and methods individually described maybe combined, and elements described as discrete may be distributedacross many components. The scope of the invention should therefore bedetermined not with reference to the description above, but withreference to the appended claims, along with their full range ofequivalents.

What is claimed is:
 1. An apparatus comprising: an interference reference circuit configured to provide an interference reference signal indicative of electromagnetic interference impinging on a target signal; a plurality of canceller stages configured to generate respective cancellation signals from respective reference signals provided thereto, the canceller stages configured to evaluate the reference signals over respective analysis bandwidths, each of the analysis bandwidths encompassing a frequency band of the target signal by an amount other than that of other of the canceller stages; a receiver feed circuit coupled to the canceller stages and configured to apply the cancellation signals to an incoming signal comprising the target signal as impinged upon by the electromagnetic interference in a prescribed processing order in a receiver processing path, the application of the cancellation signals in the receiver processing path generating residue signals therein, the receiver feed circuit being constructed to provide each of the residue signals from one canceller stage to another in accordance with the processing order of the receiver processing path, the canceller stages being coupled to the receiver feed circuit such that an initial one of the reference signals evaluated in the processing order is the interference reference signal; and a receiver coupled to the receiver feed circuit and configured to generate a data signal from a final one of the residue signals in the receiver processing path.
 2. The apparatus of claim 1, wherein the canceller stages are coupled to the receiver feed circuit in a progressively narrowing analysis bandwidth order to define therewith the prescribed order in which the cancellation signals are applied in the receiver processing path.
 3. The apparatus of claim 2, wherein the canceller stages comprise respective control circuits and are coupled to the receiver feed circuit to form respective closed control loops having a gain bandwidth product establishing stability therein, bandwidth and gain in the gain bandwidth product being variable within the corresponding analysis bandwidths.
 4. The apparatus of claim 3, wherein the control loop gains increase in the processing order with narrowing analysis bandwidths in the processing order.
 5. The apparatus of claim 4, wherein each of the control circuits comprises: an error detector configured to generate an error signal from the reference signal and a corresponding one of the residue signals; a variable-gain/variable-bandwidth integrator coupled to the error detector and configured to integrate the error signal within the analysis bandwidth of the canceller stage; and a controller coupled to the integrator and configured to generate the cancellation signal in accordance with the integrated error signal.
 6. The apparatus of claim 5 further comprising: a processor configured to adjust the control loop gains of the integrators to minimize the error signal in the corresponding analysis bandwidth and to adjust the control loop bandwidths in accordance with the adjusted gains to maintain the respective gain bandwidth products.
 7. The apparatus of claim 4, wherein the receiver feed circuit includes a one or more tapping couplers and one or more injection couplers connected in series one to another in alternating order, the canceller stages being coupled to the tap ports and the injection ports in such that the respective residue signals generated at the cancellers are provided to both the canceller stage that generated the residue signal and the canceller stage next in the processing order.
 8. The apparatus of claim 4, wherein the canceller stages are coupled to the interference reference circuit such that all of the reference signals are the interference reference signal.
 9. The apparatus of claim 4, wherein the canceller stages are connected in cascade such that the cancellation signal of each of the canceller stages is provided as the reference signal to a next canceller stage in the processing order.
 10. An apparatus comprising: a reference antenna configured to intercept an interference signal; a receiving antenna configured to intercept a target signal in the presence of the interference signal; a receiver feed circuit coupled to the receiving antenna and including a plurality of series-connected signal couplers; a plurality of canceller stages coupled to the signal couplers and configured to define a prescribed processing order that progressively cancels the interference signal from an incoming signal comprising the interference signal and the target signal, each of the canceller stages extracting a residue signal from one of the signal couplers and injecting a cancellation signal into another of the signal couplers, the cancellation signal being generated from the residual signal analyzed over a corresponding analysis bandwidth encompassing a frequency band of the target signal by an amount other than that of other of the canceller stages; and a receiver configured to generate a data signal from the residue signal of one of the canceller stages nearest thereto in the processing order.
 11. The apparatus of claim 10, wherein the canceller stages are coupled to the receiver feed circuit in a progressively narrowing analysis bandwidth order to define therewith the prescribed order in which the cancellation signals are applied in the receiver processing path.
 12. The apparatus of claim 11, wherein the canceller stages comprise respective control circuits and are coupled to the receiver feed circuit to form respective closed control loops having a gain bandwidth product establishing stability therein, bandwidth and gain in the gain bandwidth product being variable within the corresponding analysis bandwidths.
 13. The apparatus of claim 12, wherein each of the control circuits comprises: an error detector configured to generate an error signal from a reference signal and a corresponding one of the residue signals; a variable-gain/variable-bandwidth integrator coupled to the error detector and configured to integrate the error signal within the analysis bandwidth of the canceller stage; and a controller coupled to the integrator and configured to generate the cancellation signal in accordance with the integrated error signal.
 14. The apparatus of claim 13 further comprising: a processor configured to adjust the control loop gains of the integrators to minimize the error signal in the corresponding analysis bandwidth and to adjust the control loop bandwidths in accordance with the adjusted gains to maintain the respective gain bandwidth products.
 15. The apparatus of claim 13, wherein the canceller stages are coupled to the reference antenna such that the reference signal of the canceller stages is the interference signal.
 16. The apparatus of claim 13, wherein the canceller stages are connected in cascade such that the cancellation signal of each of the canceller stages is provided as the reference signal to a next canceller stage in the processing order.
 17. A method comprising: configuring gain-bandwidth products for stable operation in respective control loops of respective canceller stages in a interference cancellation system; progressively attenuating interference in a target signal in a processing order defined by interconnection of the canceller stages; modifying gain in each of the control loops to maintain a minimum error between a corresponding residue signal and a corresponding reference signal indicative of the interference; and modifying the bandwidth in the control loops to maintain the gain-bandwidth products for stable operation.
 18. The method of claim 17, further comprising: generating the residue signal at each of the canceller stages from the target signal having the interference therein attenuated by the canceller stages preceding in the processing order.
 19. The method of claim 18, wherein progressively attenuating interference comprises: generating cancellation signals at each of the canceller stages per a progressively narrowing analysis bandwidth order as the processing order; applying the cancellation signals to the residue signal at each of the canceller stages.
 20. The method of claim 19 further comprising: integrating the error between the residue signal and the reference signal within the analysis bandwidth and at the gain of the corresponding one of the canceller stages. 